Expedited EM-driven generation of Pareto-optimal trade-off curves for variable-turn on-chip inductors

Slawomir Koziel, Piotr Kurgan

Research output: Contribution to journalArticlepeer-review

Original languageEnglish
Pages (from-to)1205-1210
JournalIET Microwaves, Antennas and Propagation
Volume12
Issue number7
DOIs
Publication statusPublished - 13 Jun 2018

Other keywords

  • Pareto optimisation
  • inductors
  • interpolation
  • CMOS integrated circuits
  • expedite EM-driven generation
  • Pareto-optimal trade-off curves
  • variable-turn on-chip inductors
  • computationally efficient Pareto front identification
  • inductor layout area
  • quality factor
  • specified inductance value
  • population-based metaheuristics
  • massive computational resources
  • point-by-point strategy
  • consecutive Pareto-optimal trade-off designs
  • mixed-integer task
  • noninteger variables
  • integer variables
  • inductor windings
  • inductor geometry parameters
  • computational efficiency
  • data-driven kriging interpolation model
  • winding turns
  • expensive electromagnetic simulation
  • EM simulation
  • initial case-specific Pareto fronts
  • concatenated initial Pareto sets
  • EM analysis
  • surrogate-based response correction technique
  • CMOS spiral on-chip inductor
  • single-ended configuration

Cite this