2D placement constraints in digital design

Tom Page*, Gisli Thorsteinsson

*Corresponding author for this work

Research output: Contribution to conferencePaperpeer-review


The paper represents problems with 1-D placement as an essential step in electronic design automation - the portion of the physical design flow that assigns exact locations for various circuit components within the chip's core area. An inferior placement assignment will not only affect the chip's performance, but might also make it nonmanufacturable by producing excessive wirelength, which is beyond available routing resources. Consequently, a placer must perform the assignment while optimizing a number of objectives to ensure that a circuit meets its performance demands.

Original languageEnglish
Publication statusPublished - 2007

Other keywords

  • 1-D placement problem
  • Extension to 2-D placement
  • Matrix problem


Dive into the research topics of '2D placement constraints in digital design'. Together they form a unique fingerprint.

Cite this